SSI2100



PROCIRCUIT™ 512-STAGE BUCKET BRIGADE DELAY*

The SSI2100 is a new generation bucket brigade delay, developed on a modern IC process for performance improvements and new features while preserving the "mojo" of such beloved and quirky analog delay circuits.

A 512-stage bucket chain allows a wide range of delay times from a clock frequency of 1kHz to over 2MHz.

A novel circuit (patent pending) allows easy connection of multiple SSI2100's for longer delay times without having to recalibrate inputs and outputs. An additional benefit to daisy-chaining is access to intermediate feedback taps for interesting reverb and other psychoacoustic effects.


An integrated clock driver greatly simplifies external clock sourcing and is TTL-compatible, making a companion BBD clock IC unnecesary.

Also on-chip is a tetrode bias voltage generator that eliminates the need for externally providing the legacy "14/15 V_{GG}" supply voltage.


The SSI2100 is available in a super-compact 8-lead SOP surface-mount package.

FEATURES

- First Modern BBD Design in Decades
- 512-Stage Delay Chain With Clock Range from 1kHz to over 2MHz
- **■** Easy Daisy-Chaining of Multiple Units for **Longer Delays and Access to Intermediate**
- On-Chip Clock Driver with TTL/CMOS 5V and 3.3V Compatible Input
- Compact SOP8 Surface-Mount Package
- Single 5V Operation



PIN CONNECTIONS 8-LEAD SOP



FUNCTIONAL BLOCK DIAGRAM

^{*}Patent Pending



SPECIFICATIONS (V+ = 5.0V, GCAP = GND, f_{CLK} = 40kHz, V_{IN} = 0.2 V_{P-P} , F_{IN} = 1kHz, T_A = 25°C; using Figure 1 circuit)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
POWER SUPPLY Supply Voltage Range	V+		4.75	5.0	5.25	V
Supply Current	I+		4.55	0.4	0.6	mA
Tetrode Bias Voltage Range	VTBIAS		4.55	4.65	4.75	V
SIGNAL INPUT Frequency Range Optimal Input Signal Range Insertion Loss DC Bias Voltage		Output 3dB down THD = <1% at Pin 3	15 40 -1.2	-1.6 3.20	440 -2.0	kHz mV _{PP} dB V
SIGNAL OUTPUT Output Offset Voltage Signal Path Gain		GCAP = GND GCAP = V+		2.4 2.0 6.0		V dB dB
CLOCK DRIVER INPUT Operating Frequency Logic Clock H Level Logic Clock L Level Logic Clock Rise/Fall Time Duty Cycle Input Capacitance	F _{CLK} V _{IH} V _{IL} t _R , t _F		1 2.5	50 5	2000 1.5 100	kHz V V ns % pF
PERFORMANCE Output Noise Voltage Signal-to-Noise Ratio Total Harmonic Distortion	SNR THD	V _{IN} = GND, A-Weighted A-Weighted, at 1% THD V _{IN} = 70mV _{RMS}		0.14 61 0.22		mV _{RMS} dB %

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	7V
Maximum Voltage into Pins	7V
Maximum Output Voltage	7V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature (Soldering, 10 sec)	260°C

ORDERING INFORMATION

Part Number	Package Type/Container	Quantity	l
SSI2100S-TU	8-Lead SOP* - Tube	100	l
SSI2100S-RT	8-Lead SOP* - Tape and Reel	4000	l

^{*}SSI Package ID "PSL8", compliant with JEDEC MS-012-AA Mechanical drawing available at www.soundsemiconductor.com

Features and specifications are subject to change without notice. While Sound Semiconductor strives to provide accurate and reliable information, no responsibility is assumed for use of its products, infringement of intellectual property, or other rights of third parties as a result of such use.



PIN DESCRIPTIONS

Pin(s)	Name	Description	
1	GND	Connect to analog signal ground with short, low inductance trace.	
2	GCAP	Gain Capacitor Enable. Tie to GND for low gain, and to V+ for high gain when daisy-chaining multiple SSI2100s.	
3	SIGNAL IN	Audio signal input. Requires a DC bias of 3.20V for correct operation, and a low-impedance source to drive the internal sample-and-hold.	
4	VTBIAS	Internally-generated 14/15 of V+. Connect a 3.3µF capacitor to GND.	
5	SIG OUT 2	Output when CLK IN is high. Source follower.	
6	SIG OUT 1	Output when CLK IN is low. Source follower.	
7	V+	+5V supply. Recommend 100nF local decoupling capacitor placed as close to package as possible with a low inductance trace to ground.	
8	CLK IN	Clock input to internal clock generator, producing two anti-phase buffered clock signals for the delay chain. Compatible with both 3.3V and 5V logic thresholds.	




Figure 1: Typical Application Circuit Input and output filters are set to 15kHz cut-off frequencies.

USING THE SSI2100

The SSI2100 is a new generation CMOS bucket brigade delay (BBD). It comprises a sample-and-hold with programmable storage capacitor, a 512-stage switched capacitor delay line, a two-stage output driver, internal clock driver and clock tree, and internal V_{TBIAS} network.

Typical Application

Figure 1 shows a typical application circuit. BBDs are sampled data devices so the first circuit block is an anti-aliasing filter on the input to remove any signal frequencies above half the clock frequency. The filter as shown is a 3-pole low-pass filter with AC-coupled input, and the DC bias applied to the filter as well. The filter output couples to the input of the SSI2100 through an RC network to stabilize the signal during sampling windows. In this example the gain setting pin GCAP is connected to ground to give a signal path gain close to 0dB.

The output of the SSI2100 is a train of pulses from the two source-follower outputs. The outputs are combined into a common load resistor, and then AC-coupled into a 4-pole low-pass reconstruction filter, again set to half the clock frequency.

The internal V_{TBIAS} network needs an external 3.3µF capacitor connected from pin 4 to ground.

The SSI2100 requires a single TTL/CMOS-compatible square-wave clock signal to drive the internal clock tree.



Power Supply and Grounding

The SSI2100 is a 5V-only device. The positive supply V+ must be fed from a regulated 5V source. It should have a local 100nF good quality ceramic decoupling capacitor placed close to the supply pin, together with local bulk supply rail decoupling capacitors of 10μ F or more, and with good ground and supply trace routing practices applied throughout.

The SSI2100 has one ground connection on pin 1. It must be connected to ground using thick short traces or closely positioned vias to a ground plane.

Signal Input

The signal input (pin 3) to the SSI2100 looks like a sample-and-hold operating at the clock frequency. When the clock signal is low the sampling switch is open and connects the signal source to the internal sampling capacitor. The sampling capacitor is between 5pF and 10pF depending on the gain setting (see below).

Under certain signal conditions a considerable short pulse of current can occur at the start of the sampling period. It is recommended that an external 1nF capacitor and series 100Ω resistor are used to isolate op amp outputs from this dynamic load, which could otherwise cause the op amp to ring at each sample point.

The maximum signal range of the input is 440mV peak-to-peak. The low noise floor of the SSI2100 allows for a wide dynamic range at the input. The signal input also needs a DC bias of 3.20V — there are several ways to achieve this; the circuit in Figure 1 applies the bias as an offset to the input filter. Care should be taken in the design of the bias system to ensure it has a low impedance.

BBDs are inherently sampled-data systems. As such the applied signal must meet the Nyquist criterion of no frequency components greater than the clock frequency; otherwise they will alias down into the audio band and introduce unwanted distortion. To prevent this it is recommended to use an anti-alias filter, such as shown in Figure 1. For applications with variable clock frequencies you can either implement a sweepable filter to track the clock frequency, or use a fixed filter set to the highest frequency of interest and then ensure that the minimum clock frequency is at least twice that.

Gain Control (GCAP)

The gain capacitor selection input (pin 2) enables and disables an additional capacitor in the sample-and-hold circuit. Due to the way BBDs operate this has the effect of applying additional gain to the signal at the front of the BBD for applications that may require it, such as chaining (discussed later).

The GCAP pin must be tied either to GND for standard gain, or to V+ for high gain. It must not be left floating.

Signal Outputs

The SSI2100 has two antiphase outputs from the BBD chain. Each output is a source-follower from an internal n-channel MOSFET. External circuits must provide a load to the outputs, either individually or commoned. Outputs may be used independently as well, such as when chaining.

Both outputs contain considerable clock energy which must be removed using a reconstruction filter. This filter has the same Nyquist frequency requirement of the input filter. The output filter shown in Figure 1 is a 4-pole low-pass filter with AC-coupled input to remove the DC output bias.

Output Trimming

The two output pins provide anti-phase outputs. Due to variation in the output transistors there may be small differences in the two output levels, which appears as a low-level injection of the clock signal. To compensate for this an alternative output circuit using a trimmer can be used as shown in Figure 2.

In applications where the clock signal is sufficiently high and the reconstruction filter transition band is steep enough the trim circuit may not be required.

Trimming the output can be either by ear or measurement (e.g., oscilloscope or audio analyser). Start with the trimmer at one end of the track and move the trimmer until the minimum clock noise point is found (you might need to move back and forth to find the best trim point). Once set it is recommended to lock the trimmer with a drop of paint or similar (nail varnish is rather good at this).






Figure 2: Optional Output Symmetry Trim

Clocking

The clock input (pin 8) is compatible with TTL and CMOS logic levels in both 5V and 3.3V systems. It should be driven by a square wave with equal high and low periods and fast transitions. If your design cannot guarantee this requirement then we recommend using a flip-flop to ensure a clean square wave, and then to double the frequency range of the clock source to compensate.

The clock frequency range of the SSI2100 is very wide, and will perform within specifications from 1 kHz to over 2MHz. It can be clocked both lower and higher with some degradation in performance. As the SSI2100 is a sample-based device its behavior is subject to Nyquist limits, where the clock frequency needs to be at least twice the highest frequency present in the input signal.

Tetrode Bias (V_{TBIAS})

The SSI2100 has an internal V_{TBIAS} generator. For normal operation it requires a 3.3 μ F capacitor connected from pin 4 to ground. This voltage (sometimes called V_{GG}) is used to bias the internal tetrode transistors in the delay chain to improve performance. Refer to the Principles of Operation section for a description of the tetrode transistors.

Critical Component Selection

There are very few critical components for the SSI2100.

The supply decoupling capacitor should be a good quality 100nF ceramic capacitor of at least X7R dielectric. It should be placed as close to the supply pin as possible, with a low-impedance trace to a ground.

The V_{TBIAS} capacitor should be a good quality electrolytic. For very high clock frequencies it is recommended to connect a smaller value capacitor (e.g., 100nF ceramic X7R) in parallel to reduce impedance of the bypass capacitance.



Daisy-Chaining Multiple SSI2100s

The chaining circuit is shown below (only the chaining components are shown, all other components are the same as for non-chain applications). Sound Semiconductor has not yet confirmed chained operation beyond four chips; users who have experimented with more chips are encouraged to share their findings.

In this circuit only the OUT1 signal is required since it will be resampled by the input of the following BBD. The other output, OUT2, is available for other uses, e.g. feeding some of the intermediate signal back to the input after it has been processed through a reconstruction filter.

Resistor R1 is the load for the output transistor, while R2 and R3 simultaneously bias and scale the signal to match the input of the following SSI2100. Capacitor C1 reduces the transient impedance of the resistor network to drive the sampler of the following BBD.

The recommended clocking scheme is to drive all SSI2100 from the same clock source as shown. This ensures that OUT1 is active at the correct time to be sampled by the following BBD.




Figure 3: Daisy-Chaining Scheme

PRINCIPLES OF OPERATION

The SSI2100 internal structure is shown in Figure 4. It comprises the input sampler, the 512-stage bucket brigade delay chain, the output driver, clock driver, and V_{TBIAS} generator. Each is described in detail in the following sections.




Figure 4: Simplified Internal Structure

Sampler

The first stage of the BBD is the sampler:




Figure 5: Sampler

The incoming signal is sampled when Q1 is turned on, and a charge proportional to the instantaneous signal level accumulates on sampling capacitor C1. When Q1 is turned off the charge on C1 is available to be transferred to the delay chain.

Gain Control

The "gain" of a BBD is related to the ratio of the sampling capacitor (C1) and the delay capacitors (C3, C4 in Figure 6):

$$G = \frac{C_1}{C_3}$$

A novel* feature of the SSI2100 is an additional sampling capacitor, C2, that can be enabled by turning on Q2. This extra capacitance increases the signal gain through the BBD without introducing noise since there are no amplifiers involved.

Bucket Brigade

Figure 6 shows the bucket brigade structure. Each delay stage contains two delay capacitors (C3 and C4), two tetrode transistors (Q3 and Q5), and two switching transistors (Q4 and Q6).




Figure 6: Bucket Brigade



The tetrode transistors form a cascode structure with the switching transistors, and gives two important benefits:

- 1. Improves overall transconductance (helps stabilize operating point for a better qm).
- 2. Reduces capacitive coupling of clock pulses (Miller effect).

The name "tetrode" comes from thermionic valve technology and simply means the device has four electrodes: drain, source, and two gates. In FET transistors they are commonly called dual-gate FETs and are widely used in RF applications.

The switching transistors, together with the bi-phase clocks (CLK1 and CLK2), alternately charge and discharge the delay capacitors. Because capacitors store charge in the form of negatively-charged electrons on their plates, the effect is to transfer a lack of charge from the input to the output.

This is often likened to a chain of buckets, from which the name is derived (see Figure 7): the bucket at the output is filled from a tap, and at each clock cycle alternate buckets empty themselves into the preceding bucket until that bucket is full; in the diagram below at the next clock the B buckets will empty themselves to fill up the A buckets, the result of which is that the empty portions move to the right, from the input to the output.




Figure 7: Bucket Brigade

The delay in transferring the signal from input to output is given by (in seconds):

$$T_{delay} = \frac{N_{stages}}{2F_{clk}}$$

The table below gives the delay times for a range of clock frequencies from the SSI2100's 512 stages:

Clock Frequency (kHz)	Delay (ms)
10	25.6
20	12.8
50	5.12
100	2.56
200	1.28
500	0.512
1000	0.256



Output

At the end of the delay chain is the output stage. It is similar to a single delay stage but with the addition of two source-follower output drivers (Q13 and Q14). See Figure 8.




Figure 8: Output Stage

Each output reflects the voltage (charge) on each of the two capacitors C5 and C6. When the capacitor is fully charged the output will be at the highest voltage, and when the capacitor holds a sample of the input signal the output will be lower than the maximum. In principle only one output is necessary to reconstruct the original signal (and as used when chaining) although this is best done with an external sample-and-hold and stiff reconstruction filter. However combining both outputs together greatly reduces clock noise, removes the need for an external sample-and-hold, and eases the job of the filter.

Clock Driver

The SSI2100 incorporates an internal clock driver and distributed clock tree as shown in Figure 9. This solves two issues of legacy devices: highly capacitive clock inputs requiring two high-current drivers, and care in ensuring the edges are clean.




Figure 9: Clock Driver

The clock driver first brings the external clock signal with a low-capacitance input which handles both 3.3V and 5V logic levels. The next two stages buffer this signal and also derive the anti-phase clock signal.

The two internal clock signals CLK1 and CLK2 are then distributed along the delay chain with further clock drivers arranged in groups of delay stages. This simplifies the clock loading and ensures clean clock signals are delivered to all delay stages within the SSI2100.



$\mathbf{V}_{\text{TBIAS}}$

The tetrode transistors require their gates to be biased at about 14/15th of V+. This voltage is generated internally, as shown in Figure 10, but requires an external capacitor; typically 3.3μ F.




Figure 10: V_{TBIAS}